Leis, J. and Martin, P. and Buttsworth, D. (2012) Simplified digital lock-in amplifier algorithm. Electronics Letters, 48 (5). pp. 259-261. ISSN 0013-5194
|HTML Citation||EndNote||Dublin Core||Reference Manager|
Full text not available from this archive.
Identification Number or DOI: doi: 10.1049/el.2012.0193
The phase-sensitive or 'lock-in' amplifier is a fundamental tool in experimental physics, and is able to extract exceedingly small signals in the presence of noise. Recently, there has been some interest in portable or embedded lock-in amplifiers for instrumentation and sensing. One difficulty with digital lock-ins is the required degree of numerical precision. This letter presents a fast algorithm for combined phase-sensitive multiplication and filtering. It exploits symmetry to reduce the number of arithmetic operations, and is suitable for low-power embedded devices. As well as being computationally much simpler than a direct digital implementation, the results presented show that it yields a lower error in the estimation of the underlying signal amplitude.
|Item Type:||Article (Commonwealth Reporting Category C)|
|Additional Information:||Permanent restricted access to published version due to publisher copyright policy.|
|Uncontrolled Keywords:||digital instrumentation; measurement; digital filters; amplifiers; low-power electronics|
|Fields of Research (FOR2008):||09 Engineering > 0906 Electrical and Electronic Engineering > 090603 Industrial Electronics|
09 Engineering > 0906 Electrical and Electronic Engineering > 090609 Signal Processing
09 Engineering > 0906 Electrical and Electronic Engineering > 090601 Circuits and Systems
|Socio-Economic Objective (SEO2008):||B Ecomonic Development > 86 Manufacturing > 8616 Computer Hardware and Electronic Equipment > 861604 Integrated Systems|
|Deposited On:||06 Aug 2012 19:11|
|Last Modified:||17 Dec 2012 16:32|
Archive Staff Only: edit this record